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CHAPTER 1
INTRODUCTION
Real-time video and image processing is used in a wide variety of applications
from video surveillance and traffic management to medical imaging applications.
Image processing typically require very high computational power. To meet demands
for high throughput image processing capability, parallel processing make them an
attractive implementation option offered by hardware architecture. Instead of using
multiple digital signal processors, a single field programmable gate array (FPGA) can
deliver the essential level of computing power at a lower cost [7]. The combined
MATLAB and Verilog provide an easy interface to import and export data to the
designed hardware implementation to read and display images.
This project report proposes a hardware architecture of Prewitt edge detection.
The hardware architecture provides the necessary performance for real-time image
and video processing, while retaining the system flexibility to support an adaptive
algorithm.
1.1 Edge Detection
Edge detection is a fundamental tool used in most image processing
applications to obtain information from the frames before feature extraction and object
segmentation. This process detects outlines of an object and boundaries between
objects and the background in the image. An edge detection filter is also used to
improve the appearance of blurred or low-pass filtered video streams [7].
Technically, edge detection is the process of locating the edge pixels, in order to
increase the contrast between the edges and the background so that the edges become
more visible [7]. The basic edge-detection operator is calculated by forming a matrix
2centred on a pixel chosen as the center of the matrix area. Some of the edge detection
techniques are Prewitt [7], Sobel [7] and Canny [19] operators that are described below.
All are gradient-based algorithms that have kernel operators to calculate the strength
of the slope in directions that are orthogonal to each other, generally horizontal and
vertical.
The Prewitt operator uses a pair of 3 × 3 convolution masks, one estimating
the gradient in the x-direction (columns) and the other estimating the gradient in the
y-direction (rows). |Gx| + |Gy| gives an indication of the intensity of the gradient in
the pixel.
The Sobel operator is similar to the Prewitt operator. The difference is that the
Sobel operator assigns a higher weight to pixels located at shorter distances from the
middle pixel.
The Canny algorithm uses an optimal edge detector based on a set of criteria
which include finding the most edges by minimizing the error rate, marking edges as
closely as possible to the actual edges to maximize localization, and marking edges
only once when a single edge exists for minimal response. The first stage involves
smoothing the image by convolving with a Gaussian filter. This is followed by finding
the gradient of the image by feeding the smoothed image through a convolution
operation with the derivative of the Gaussian in both the vertical and horizontal
directions [18].
1.2 Problem Statement
Image processing algorithms used to be implemented only on software. But
increasing demands higher throughput solutions. Due to the advances in the very
large scale integration (VLSI) technology, hardware implementation has become an
attractive alternative. This project proposes a hardware architecture for implementing
a suitable edge detection for high speeds image processing.
31.3 Objectives
The aim of this project is to propose and develope a hardware architecture
of Prewitt edge detection on FPGA. To achieve this aim, it is necessary to know
the mathematical properties of edge detection. Therefore, the first objective of the
project is to analyse the mathematical properties of Prwitt edge detection. The second
objective is to map the mathematical operations as a hardware architecture models,
architecture targeted for Altera FPGA using Quartus II. The last objective is to integrate
and verify the hardware architecture with a Matlab implementation .
1.4 Scope of work
This project is limited by the following: Input image is limited to 8-bit
grayscale and a frame size of 256 × 256 pixels. Moving pixel window is limited to
3 × 3 pixels. The proposed architecture is targeted for Altera FPGA using Quartus
II. Verification through synthesis only with parameters obtained from simulation on
Matlab.
1.5 Report Outline
This rest of the report is organized as follows. Chapter 2 introduces issues of
edge detection architecture. Chapter 3 explains methodology of this project. Chapter
4 describes implementation details of Prewitt edge detection. Finally, Chapter 5
summarizes this project and proposes directions for future work.
